


Name :- M.Koushik Reddy


Reg no:- 192372185

Logisim programs:-


28. Design a circuit for the below mentioned diagram and implement the same using Logisim simulator.




Output :- Logisim




29. Design a circuit for the below mentioned diagram and implement it using Logisim simulator.




Output :- Logisim



30. Design




and implement it with




using Logisim simulator.


Output :- Logisim




31. Design and implement 2-bit half adder with the below given gates using Logisim simulator.




Output :- Logisim




32. Design and implement a Full adder with the below mentioned gate using Logisim simulator.




Output :- Logisim



33. Design and implement a Full adder with the below mentioned gate using Logisim simulator.



Output :- Logisim



34. Design and implement 4-bit carry look ahead adder circuit using Logisim simulator.

Output :- Logisim

